From cvc’s VMM trainings Transaction Level Debug with systemverilog VMM & Verdi
Tags: asic, CVC, debug, hdl, novas, simulation, systemverilog, verdi, Verification, verilog, vhdl, VLSI, VMM Posted in Uncategorized | Comments Off