Transaction Level Debug with SystemVerilog VMM & Verdi

From cvc’s VMM trainings Transaction Level Debug with systemverilog VMM & Verdi

Tags: asic, CVC, debug, hdl, novas, simulation, systemverilog, verdi, Verification, verilog, vhdl, VLSI, VMM

This entry was posted on Saturday, February 27th, 2010 at 5:05 am and is filed under Uncategorized. You can follow any responses to this entry through the RSS 2.0 feed. Both comments and pings are currently closed.

Comments are closed.