<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
		>
<channel>
	<title>Comments for System Verilog Verification</title>
	<atom:link href="http://www.systemverilogverification.com/?feed=comments-rss2" rel="self" type="application/rss+xml" />
	<link>http://www.systemverilogverification.com</link>
	<description>System Verilog Verification Articles</description>
	<lastBuildDate>Thu, 25 Mar 2010 12:32:01 -0700</lastBuildDate>
	<generator>http://wordpress.org/?v=2.8.2</generator>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
		<item>
		<title>Comment on How to do a Xilinx ISE Verilog Project by bumblepier</title>
		<link>http://www.systemverilogverification.com/?p=62&#038;cpage=1#comment-525</link>
		<dc:creator>bumblepier</dc:creator>
		<pubDate>Thu, 25 Mar 2010 12:32:01 +0000</pubDate>
		<guid isPermaLink="false">http://www.systemverilogverification.com/?p=62#comment-525</guid>
		<description>Thank you so much, It&#039;s being a long time since I&#039;ve been looking for how to program the FPGA Flash!!! this video just save my life!!! thanks ^-^</description>
		<content:encoded><![CDATA[<p>Thank you so much, It&#8217;s being a long time since I&#8217;ve been looking for how to program the FPGA Flash!!! this video just save my life!!! thanks ^-^</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on How to do a Xilinx ISE Verilog Project by laserbeak43</title>
		<link>http://www.systemverilogverification.com/?p=62&#038;cpage=1#comment-524</link>
		<dc:creator>laserbeak43</dc:creator>
		<pubDate>Thu, 25 Mar 2010 12:32:01 +0000</pubDate>
		<guid isPermaLink="false">http://www.systemverilogverification.com/?p=62#comment-524</guid>
		<description>thanks, always wondered about how to use the PROM. still gotta figure out the jumper settings though....</description>
		<content:encoded><![CDATA[<p>thanks, always wondered about how to use the PROM. still gotta figure out the jumper settings though&#8230;.</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on How to do a Xilinx ISE Verilog Project by St1nkm4n</title>
		<link>http://www.systemverilogverification.com/?p=62&#038;cpage=1#comment-523</link>
		<dc:creator>St1nkm4n</dc:creator>
		<pubDate>Thu, 25 Mar 2010 12:32:01 +0000</pubDate>
		<guid isPermaLink="false">http://www.systemverilogverification.com/?p=62#comment-523</guid>
		<description>Thank you very much! I adapted this to the 3a starter kit.

Xilinx should take notes from you on how to do a quick start guide.  All of their guides are absolute crap. They are neither &quot;quick&quot; or for &quot;starting&quot;.</description>
		<content:encoded><![CDATA[<p>Thank you very much! I adapted this to the 3a starter kit.</p>
<p>Xilinx should take notes from you on how to do a quick start guide.  All of their guides are absolute crap. They are neither &#8220;quick&#8221; or for &#8220;starting&#8221;.</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on How to do a Xilinx ISE Verilog Project by hayderatrah</title>
		<link>http://www.systemverilogverification.com/?p=62&#038;cpage=1#comment-522</link>
		<dc:creator>hayderatrah</dc:creator>
		<pubDate>Thu, 25 Mar 2010 12:32:01 +0000</pubDate>
		<guid isPermaLink="false">http://www.systemverilogverification.com/?p=62#comment-522</guid>
		<description>anybody can help me, i have to implement FFT using xilinx coregenerator</description>
		<content:encoded><![CDATA[<p>anybody can help me, i have to implement FFT using xilinx coregenerator</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on How to do a Xilinx ISE Verilog Project by rona8899</title>
		<link>http://www.systemverilogverification.com/?p=62&#038;cpage=1#comment-521</link>
		<dc:creator>rona8899</dc:creator>
		<pubDate>Thu, 25 Mar 2010 12:32:01 +0000</pubDate>
		<guid isPermaLink="false">http://www.systemverilogverification.com/?p=62#comment-521</guid>
		<description>please re upload again, cause
&quot;we&#039;re sorry, this video is no longer available&quot;</description>
		<content:encoded><![CDATA[<p>please re upload again, cause<br />
&#8220;we&#8217;re sorry, this video is no longer available&#8221;</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on How to do a Xilinx ISE Verilog Project by rwboghdady</title>
		<link>http://www.systemverilogverification.com/?p=62&#038;cpage=1#comment-520</link>
		<dc:creator>rwboghdady</dc:creator>
		<pubDate>Thu, 25 Mar 2010 12:32:01 +0000</pubDate>
		<guid isPermaLink="false">http://www.systemverilogverification.com/?p=62#comment-520</guid>
		<description>thanks man very much for this tutorial ....
are you a British ?</description>
		<content:encoded><![CDATA[<p>thanks man very much for this tutorial &#8230;.<br />
are you a British ?</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on How to do a Xilinx ISE Verilog Project by Tbird761</title>
		<link>http://www.systemverilogverification.com/?p=62&#038;cpage=1#comment-519</link>
		<dc:creator>Tbird761</dc:creator>
		<pubDate>Thu, 25 Mar 2010 12:32:01 +0000</pubDate>
		<guid isPermaLink="false">http://www.systemverilogverification.com/?p=62#comment-519</guid>
		<description>The software appears to have changed since the video was made.  The user constraints part doesn&#039;t exist, and I&#039;m pretty sure it&#039;s important.</description>
		<content:encoded><![CDATA[<p>The software appears to have changed since the video was made.  The user constraints part doesn&#8217;t exist, and I&#8217;m pretty sure it&#8217;s important.</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on How to do a Xilinx ISE Verilog Project by zap1692</title>
		<link>http://www.systemverilogverification.com/?p=62&#038;cpage=1#comment-518</link>
		<dc:creator>zap1692</dc:creator>
		<pubDate>Thu, 25 Mar 2010 12:32:01 +0000</pubDate>
		<guid isPermaLink="false">http://www.systemverilogverification.com/?p=62#comment-518</guid>
		<description>Doet iemand elektro hier?</description>
		<content:encoded><![CDATA[<p>Doet iemand elektro hier?</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on How to do a Xilinx ISE Verilog Project by spiderman1321</title>
		<link>http://www.systemverilogverification.com/?p=62&#038;cpage=1#comment-517</link>
		<dc:creator>spiderman1321</dc:creator>
		<pubDate>Thu, 25 Mar 2010 12:32:01 +0000</pubDate>
		<guid isPermaLink="false">http://www.systemverilogverification.com/?p=62#comment-517</guid>
		<description>@rwboghdady HIS AUSTRALIAN!!!!! british accent is completely different</description>
		<content:encoded><![CDATA[<p>@rwboghdady HIS AUSTRALIAN!!!!! british accent is completely different</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on System Verilog 1-17 by jaydeep91</title>
		<link>http://www.systemverilogverification.com/?p=34&#038;cpage=1#comment-516</link>
		<dc:creator>jaydeep91</dc:creator>
		<pubDate>Tue, 06 Oct 2009 12:18:22 +0000</pubDate>
		<guid isPermaLink="false">http://www.systemverilogverification.com/?p=34#comment-516</guid>
		<description>oiooo......
south indian lungi wala papu...

pls improve ur english accent ..atleat to the indian standards....</description>
		<content:encoded><![CDATA[<p>oiooo&#8230;&#8230;<br />
south indian lungi wala papu&#8230;</p>
<p>pls improve ur english accent ..atleat to the indian standards&#8230;.</p>
]]></content:encoded>
	</item>
</channel>
</rss>
